We present an improved low-overhead implementation of surface code logical H. We describe in full detail logical H applied to a single distance 7 double-defect logical qubit in an otherwise idle scalable array such qubits. Our goal is to provide a clear description of logical H and to emphasize that the surface code possesses low-overhead implementations of the entire Clifford group.
It has been noted previously that the surface code permits low-overhead implementations of logical H [1] and logical S [2, 3] implying it can efficiently implement the entire Clifford group as it possesses an efficient logical CNOT. Here we present an improved implementation of logical H and describe it in far greater detail that has been done before. We assume basic familiarity with surface code quantum computing [1, 4, 5] . We have chosen an explicit presentation of a distance 7 example over a generic arbitrary distance presentation as we believe the distance 7 example is minimum size when assuming a lattice of equally spaced logical qubits. Lower distance logical H, including distance 3, is possible, however more space is required around the manipulated distance 3 logical qubit than is available in a minimum spacing lattice of distance three logical qubits.
Previous implementations of surface code logical H required braiding and significant space around the logical qubit [1] . Our new implementation is described in Figs. 1-11 and does not suffer either of these drawbacks.
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FIG. 1:
Initial configuration of dual (smooth) defects. The center two defects represent the logical qubit we will be applying logical H to. White circles represent data qubits. Dark patches represent Z-stabilizers. Light patches represent X-stabilizers. The regular array of double-defect logical qubits has been sized so as to realize a distance 7 quantum error correction code. The surface is assumed to extend a significant distance in all directions. 3.5 segments of an error chain are shown in red. The last half segment runs diagonally into the future [6] .
FIG. 2:
A number of Z-stabilizers have been reduced in weight to create a double ring of primal (rough) boundary. Note that rough boundaries can be as close as shown to the smooth defects without reducing the distance of the code as the minimum weight logical operators encircling the smooth defects remain weight 8. The data qubits between the two new rough boundaries are measured in the Z basis. Half a segment of an error chain runs diagonally into the past. This measurement pattern is repeated twice more adding two more temporal segments to the error chain bringing the total number of segments to 6.
FIG. 3:
A large number of stabilizer checks are now turned off or reduced in weight to create a distant 7 square logical qubit. Logical data is preserved. The end of a seventh segment of the error chain is shown, demonstrating that we still have a distance 7 code as there are no shorter error chains than this. The data qubits adjacent to the upper and lower edge of the square are measured in the X basis, all others are measured in the Z basis.
FIG. 4: Transversal physical
H is now applied to each of the data qubits in the square logical qubit. This can be done during measurement and initialization of the syndrome qubits and hence takes no real time. In addition to implementing logical H, this converts Z-stabilizers into X-stabilizers and vice versa. If the surface remained in this configuration, in future rounds of error detection different circuits would be applied across the square. Note, however, that these error detection circuits are not applied in this step as the transversal H takes no real time.
FIG. 5:
Swap gates are used to shift the square logical qubit data qubits up and left, realigning the stabilizers with the regular pattern of the rest of the computer. These swap gates do not introduce correlated errors between data qubits, however they would take sufficient time that while the surface outside the outer primal (rough) boundary would perform a round of error detection as normal, those in the interior square would do nothing other than these swap gates and identity gates to resynchronize. This would not change the threshold error rate of the scheme, as this missing round of error detection is a single localized event in time.
FIG. 6: Many stabilizer checks are turned back on creating a new double smooth defect logical qubit preserving the logical information. All newly reintegrated data qubits are initialized to |0 , effectively creating a temporal primal boundary.
FIG. 7:
The defects are expanded, beginning the process of moving them back to their original position. They cannot be moved further than as shown without reducing the distance of the code. A minimum length error chain is shown. Note that there are no errors that lead to diagonal segments in this direction [6] . 
